Low Power Area Efficient Multiplier Using Shannon Based Multiplexing Logic


I. INTRODUCTION

Low power has emerged as a principal theme in today’s electronics industry. The need for low power has caused a major paradigm shift in circuit design. In recent years, power is being given as much importance as area and performance. In applications such as personal computing devices and wireless communications system, average power consumption is a critical design concern. The cost associated with packaging and cooling such device is significantly high. Since core power consumption must be dissipated through the packaging, increasingly expensive packaging and cooling strategies are required. Unless power consumption is dramatically reduced, the resulting heat will limit the feasible packing and performance of VLSI circuits and systems. Consequently, there is a clear financial advantage to reducing the power consumed in high performance systems. Pass-transistor logic is reported as one of the alternative logic that can

Abstract—In Digital Image Processing, Median Filter is used to reduce the noise in an image. The median filter considers each pixel in the image and replaces the noisy pixel by the median of the neighbourhood pixels. The median value is calculated by sorting the pixels. Sorting in turn consists of comparator which includes adders and multiplier. Multiplication is a fundamental operation in arithmetic computing systems and is used in many DSP applications such as FIR Filters. The adder circuit is used as a main component in the multiplier circuits. The Carry Save Array (CSA) multiplier is designed by using the proposed adder cell based on multiplexing logic. The proposed adder circuit is designed by using Shannon theorem. The multiplier circuits are schematised and their layouts are generated by using VLSI CAD tools. The proposed adder based multiplier circuits are simulated and results are compared with CPL and other circuit designs using Shannon based adder cell in terms of power and area and the intermediate state involved in the circuit is eliminated. The proposed adder based multiplier circuits are simulated by using 90nm feature size and with various supply voltages. The Shannon full adder circuit based multiplier circuits gives better performance than other published results in terms of power dissipation and area due to less number of transistors used in Shannon adder circuit.

Keywords—Shannon adder, DSCH, intermediate state, MCIT
enhance circuit performance. Since, signal can propagate using both the source and the gate; its high functionality can reduce the number of transistors in terms of multiplexing control input technique. Since, a PTL-based circuit can consist of only one type of MOS transistor therefore, it has a low node capacitance and as a result CPL enables high-speed and low-power circuits. In this paper, Carry Save Array (CSA) multiplier is used for designing multiplier circuit. This multiplier is constructed by using 4 different adder cells namely proposed adders, Shannon, CPL techniques. The CSA multiplier is constructed using AND gates, half adder, and full adder blocks. The half adder is designed using pass transistor logic which utilizes EX-OR and AND gates, which is shown in Fig.1.

The 1-bit multi operand addition can be extended to an n-bit multi operand addition by cascading the CSA operators. The multiplier is schematised by DSCH3 CAD tool and its layout is generated by Microwind 3 VLSI CAD tool. We have analyzed the basic circuits and proposed adder based multiplier circuits in terms of power dissipation and area and observed better performance in our proposed Shannon based multiplexing logic circuit.

II. DESIGN METHOD

The multiplier is constructed by using adder cell. The CSA multiplier building block is containing half adder and full adder circuit. The half-adder circuit is designed by using multiplexing method, which is shown in Fig.1.

The power dissipation and area are reduced due to multiplexing method. The MCIT techniques reduce the number transistor than CMOS design techniques.

A. PROPOSED SHANNON BASED FULL ADDER

The proposed Shannon full adder circuit as shown in Fig.2 combines the multiplexing operation for the sum operation and the Shannon Theorem for the carry operation; the sum and carry circuits are designed based on Standard full adder equations. An input C and its complement are used as the control signal of the sum circuit. The two-input X-OR gate is developed using the multiplexer method. The output node of the two-input multiplexer circuit is the differential node. According to standard full adder equation, the sum circuits need three inputs. In order to avoid increasing the number of transistors due to the addition of a third input, the following arrangement is made, the CPL X-OR gate multiplying with C’s complement input and EX-NOR gate is multiplied with input C, and thereby reducing the number of transistors in the sum circuit. The carry for the half adder is given by,
Half Adder
Carry = A \cdot B

Shannon’s Theorem
Carry = (A \cdot B) + (B \cdot B’)

Full Adder
Sum = A \oplus B \oplus C
Sum = ((A \oplus B) \cdot C’) + ((A \oplus B)’ \cdot C)
Carry = (A \cdot B) + (B \cdot C) + (C \cdot A)
Carry = (A+B) \cdot C + (A \cdot B)

Existing Adder
Carry = (A+B) \cdot C + (A \cdot B)+(B’ \cdot C’)

Proposed Adder
Sum = ((A \oplus B) \cdot C’) + ((A \oplus B)’ \cdot C)
Carry = (A+B) \cdot C + (A \cdot B) + (B’ \cdot C’) + (A’ \cdot B’)

Fig 2 Proposed adder cell
Proposed Adder 2
Sum= \((A \text{ xor } B).C') + ((A \text{ xor } B)' .C)\)

\[\text{Carry}= ((A \text{ xor } B).C) + ((A \text{ xor } B)' .A)\]

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>Sum</th>
<th>Carry</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

C and \(C'\) node is called the differential node of the circuit. Two complementary (\(C\) and \(B\)) inputs are used in the full adder carry circuit for balancing the circuit and to avoid the floating wire concept. In this circuit, all of the pass inputs are connected at VDD line so that the pass gates are always on. The control input terminals are connected to the function inputs. In the proposed adder 2, from Table I instead of giving all the inputs from external input the internal output from the SUM circuitry acts as input to the carry logic. From the truth table it can be found that when A XOR B output is one, the value of Cout is equals to C. When it is zero, the value of Cout is equals to the value of A. In this circuit, there is comparative reduction in the number of transistors and so reduction in Area and power.

B. MULTIPLIER DESIGN

In this paper, we have designed and analyzed Carry Save Array (CSA) multiplier circuit using our proposed adder cell. The design feature size is 90nm and corresponding supply voltage is 1.2V. The Carry save Array (CSA) multiplier is a linear array multiplier as shown in Fig.3. The linear multiplier propagates data down through the array cell. Each row of CSAs adds one additional partial-product to the partial sum. As the operand size increases, linear arrays grow at a rate equal to the square of the operand size because the number of rows in the array is equal to the length of the multiplier, and the width of each row is equal to the width of multiplicand.
III. RESULTS AND DISCUSSION

In the multiplier array, a full adder with balanced carry and sum delays is desirable because the sum and carry signals are in the critical path. The speed and power of the full adder are very important for large arrays. The 8x8 bit multiplier circuits were simulated with a BSIM4 layout model. We compared the simulated results of our proposed 1-bit adder cell with existing author’s results which show better performance in terms of power dissipation and area. Our proposed 1-bit adder cell consumes less power, and less area than the various proposed 1-bit adder cells, due to regular arrangement of transistor tree structure, less critical path and multiplexing method of designs. The only drawback of our proposed adder cell is that it occupies larger area. From the simulated results it is clear that the multiplier circuits designed based on the proposed adder cell gives better performance in terms of power, area than the CPL-based adder cell. The main reason for the lower propagation delay of Shannon-based multipliers is that they are balanced in the carry circuits.

Table II shows the results of comparison of various adders with the proposed adders.

Table III shows the results of comparison of multipliers. From the simulated results it is clear that the multiplier circuits designed based on the proposed adder cell gives better performance in terms of power and area than the CPL-based adder cell.

The multiplier circuits imposed parameter analysis, which is done by BSIM 4 analyzer. The total chip of the multipliers is imposed in the temperature analysis. According to Donald A. Neamen [5], when the temperature increases the total chip leakage current gets decreased. The total chip leakage current includes the wire current and parasitic components current. The total power dissipation of the multiplier circuit is analyzed by using BSIM 4. The total power dissipation of the multiplier circuits is shown in Table III.
TABLE II
COMPARISON OF FULL ADDERS

<table>
<thead>
<tr>
<th>Adders</th>
<th>Area(µm²)</th>
<th>Power dissipation</th>
<th>Intermediate state</th>
</tr>
</thead>
<tbody>
<tr>
<td>CSL</td>
<td>97x18</td>
<td>37.845uw</td>
<td>NO</td>
</tr>
<tr>
<td>CPL</td>
<td>30x14</td>
<td>0.438mw</td>
<td>NO</td>
</tr>
<tr>
<td>Shannon</td>
<td>28x13</td>
<td>10.644uw</td>
<td>YES</td>
</tr>
<tr>
<td>Proposed Adder 1</td>
<td>23x10</td>
<td>11.261uw</td>
<td>NO</td>
</tr>
<tr>
<td>Proposed Adder 2</td>
<td>14x12</td>
<td>7.059uw</td>
<td>NO</td>
</tr>
</tbody>
</table>

TABLE III
COMPARISON OF MULTIPLIERS

<table>
<thead>
<tr>
<th>Adders</th>
<th>Area(µm²)</th>
<th>Power dissipation</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPL</td>
<td>317x28</td>
<td>0.366mw</td>
</tr>
<tr>
<td>Proposed Method 1</td>
<td>263x25</td>
<td>34.495uw</td>
</tr>
<tr>
<td>Proposed Method 2</td>
<td>194x24</td>
<td>30.243uw</td>
</tr>
</tbody>
</table>

The Shannon based multiplier circuit gives less power dissipation than other multiplier circuits.

IV. APPLICATION

In Digital Image Processing to find the noise pixel, the median value of the pixel is found. In order to find the median sorting has to be done which is nothing but the comparison of pixels. By employing the proposed adder for compare operation, the median value can be found out with less area and power dissipation.

The individual blocks are the sorter block which includes comparator which is the combination of adders and the multiplexer. The block diagram to find the median of the pixels is shown in Fig.4.

![Fig.4 Block diagram of the sorter to find the median](image-url)
The two pixel sorter and the three pixel sorter are the basic blocks for sorting the nine pixels in order to find the median. They were compared with the proposed adder and the existing adder shown in table IV.

<table>
<thead>
<tr>
<th>Adders</th>
<th>Two pixel sorter</th>
<th>Three pixel sorter</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPL</td>
<td>Area (um²)</td>
<td>Power (mW)</td>
</tr>
<tr>
<td></td>
<td>17.28</td>
<td>0.741</td>
</tr>
<tr>
<td>Proposed Adder</td>
<td>82.6</td>
<td>54.34</td>
</tr>
</tbody>
</table>

The sorter which contains proposed adder occupies less area and dissipates less power.

V. CONCLUSION

The Shannon adder based CSA multipliers circuits are simulated by using Microwind 3 VLSI CAD tools and parameter values are analyzed by using BSIM 4 analyzer. The circuits were compared with existing circuits. Shannon adder based multiplier gives better performance than existing circuits in terms of power dissipation and Area. The proposed multiplier circuits can be used in the low power application of VLSI circuits.

VI. FUTURE WORK

In this paper, power dissipation and area of the multiplier using the proposed adder cell is compared with other multipliers designed using existing adders and used in Digital image Processing. Further it can be used in applications such as FIR filter, FFT, Rank Order Filters where adders and multipliers plays a major role.

REFERENCES


Karunakaran.P is currently working as Assistant Professor in the Department of ECE, K.L.N College of Information Technology, Madurai India. He has completed his Bachelor Degree in Electronics and Communication (2006), Masters in VLSI Design (2010). He has published few journals and attended many Conferences in National and International Level. His research areas are VLSI Testing, low Power Testing and Image processing. Email: karunakaranvkp@gmail.com

Venkaratraman.S is currently working Assistant Professor, Department of ECE, Vellore Institute of Technology, Chennai, India. He has completed his Bachelor Degree in Electronics and Communication (2006), Masters in VLSI Design (2008) and also he completed Masters in Business Administration (2009). He worked for various institutions in electronics and communication department around many states in India. He keeps many international publications on to his credit. His research areas are VLSI Physical Design and Testing, Low Power, Nano materials and CAD Algorithms. Email: venkivl18@gmail.com.

Hameem Shanavas.I is the Doctoral Research Scholar of Anna University, Coimbatore, India. He is currently working Assistant Professor, Department of ECE, M.V.J. College of Engineering, Bangalore, India. He has completed his Bachelor Degree in Electronics and Communication (2006), Masters in VLSI Design (2008) and also he completed Masters in Business Administration (2009). He worked for various institutions in electronics and communication department around many states in India. He had more than 30 publications in international level. He is in editorial committee of many International Journals like IJESET, WASET and reviewer for many Journals like IEEE Transactions, Science Direct, VLSICS, SIPICS, and IJANS etc. He is the member of Professional bodies like ISECE, IACSIT, and IAEng. His research areas are VLSI Physical Design and Testing. Email: hameemshan@gmail.com.

Kapilachander.T is currently working Assistant Professor, Department of ECE, Sudharsan Engineering College, Trichy, India. He has completed his Bachelor Degree in Electronics and Communication (2006), Masters in VLSI Design (2008) He worked for various institution in electronics and communication department around many states in India. He has published many journals and attended many Conferences in National and International Level. His research areas are VLSI Physical Design, Testing, Low Power, and CAD Algorithms. Email: kapilachander84@gmail.com.